

SECTION-B

- 2) Simplify the following using K-map :

$$Y = \sum m(0,1,2,8,10) + d(3,5)$$

- 3) Design 4:1 MUX with the help of logic gates.
- 4) Design mod-8 synchronous counter using J-K flip-flops.
- 5) Draw and explain the operation of TTL inverter.
- 6) Write a short note on VLSI design.

SECTION-C

- 7) Design full adder with the help of logic gates.
- 8) Discuss the different types of semiconductor memories.
- 9) What is race-around condition? How it is eliminated in Master-Slave J-K flip-flop?